Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: Latest analyst reports - help?

As per OZ’s note, the latest presentation mentions RAM, I hadn’t seen a reference to this before.  This Taylor patent from last June may not be connected at all, but interesting nonetheless.  Maybe something to talk about while we wait!

 

Patent 9,684,193

June 20 2017

 

Optical closed loop microresonator and thyristor memory device

 

an excerpt from the patent:

 

The advantage gained is ultra-low power. The speed of read and write is identical to the SRAM. Clearly this DRAM has significant advantages which are: High speed operation, similar to SRAM cell. Selective operation of the cell as an SRAM cell or DRAM cell can be controlled by simply disabling the refresh cycle and the store voltage. The NV backup mode of operation is available here as well. Extremely low power operation is possible. Extremely high density as shown by the array layout (same as SRAM, NVRAM) No complex sense amps are required. The active of the thyristor device 111 is its own sense amp. Not limited by stored charge as in conventional DRAM. The thyristor device is an active device which can supply current instead of charge-active read. Finally, the DRAM, SRAM and NVRAM, have a photonic capability as well due to the optical writing and reading function capabilities of the device. This allows a linear array of thyristor memory elements 100 to be coupled to a single waveguide in order to detect and store bits of the optical signal carried by the waveguide. This is a perfect solution for the problem of optical data switching at the front of an optical router. These are photonic buffers. They can hold a frame of data (packet of bits) for several data cycles and then can be controlled to retransmit the data onto the network. 

 

The advantages of the thyristor memory cell 100 of the present invention are summarized in FIG. 31.

 

http://pdfpiw.uspto.gov/.piw?docid=09684193&PageNum=34&IDKey=39F858B687AD&HomeUrl=http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2%2526Sect2=HITOFF%2526p=1%2526u=%25252Fnetahtml%25252FPTO%25252Fsearch-bool.html%2526r=1%2526f=G%2526l=50%2526co1=AND%2526d=PTXT%2526s1=9684193.PN.%2526OS=PN/9684193%2526RS=PN/9684193

 

 

 

http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=9684193.PN.&OS=PN/9684193&RS=PN/9684193

 

 

Share
New Message
Please login to post a reply